

What is claimed is:

- 1                   1.     An asynchronous transfer mode ("ATM") integrated access device  
2 comprising:  
3                   a first input configured to provide a first plurality of ATM cells at a first  
4 ingress rate to  
5                   a first input buffer;  
6                   a second input configured to provide a second plurality of ATM cells at a  
7 second ingress rate to  
8                   a second input buffer;  
9                   an output buffer configured to queue ATM cells for transmission on a  
10 physical network interface at an egress rate;  
11                   a programmable timer programmed to generate a cell tick period  
12 according to the egress rate;  
13                   an arbiter controlled by the programmable timer, the programmable timer  
14 enabling the arbiter to read a cell from either the first input buffer or the second input  
15 buffer to the output buffer each cell tick period.
- 1                   2.     The ATM integrated access device of claim 1 wherein the egress  
2 rate is at least twenty times greater than the first ingress rate.
- 1                   3.     The ATM integrated access device of claim 1 wherein the egress  
2 rate is at least two hundred times greater than the first ingress rate.
- 1                   4.     The ATM integrated access device of claim 1 wherein the egress  
2 rate is no more than 1.1 times the second ingress rate.
- 1                   5.     The ATM integrated access device of claim 1 wherein the egress  
2 rate is at least twenty times greater than the first ingress rate and the egress rate is no  
3 more than 1.1 times greater than the second ingress rate.
- 1                   6.     The ATM integrated access device of claim 1 wherein the arbiter is  
2 configured to read a first ATM cell in the first input buffer before reading a second ATM  
3 cell from the second input buffer.

1                   7.       The ATM integrated access device of claim 1 wherein the first  
2 plurality of ATM cells are provided by a segmentation and reassembly unit operating  
3 according to ATM adaptation layer 1 protocol.

1                   8.       An asynchronous transfer mode ("ATM") integrated access device  
2 comprising:

3                   a first input from a first segmentation and reassembly unit operating under  
4 ATM adaptation layer 1 protocol, the first input providing a first plurality of ATM cells  
5 at a first ingress rate to

6                   a first input buffer;

7                   a second input providing a second plurality of ATM cells to

8                   a second input buffer;

9                   an output buffer configured to queue ATM cells for transmission on a  
10 physical network interface at an egress rate, the egress rate being at least twenty times the  
11 first ingress rate;

12                  a programmable timer programmed to generate a cell tick period  
13 according to the egress rate;

14                  an arbiter enabled by the programmable timer each cell tick period to read  
15 a first cell from the first input buffer to the output buffer if the first cell is present in the  
16 first input buffer and, if no first cell is present in the first input buffer, to read a second  
17 cell from the second input buffer to the output buffer.

1                   9.       A method of routing asynchronous transfer mode ("ATM") cells  
2 through an ATM integrated access device, the method comprising:

3                   providing an egress rate of the ATM integrated access device to a  
4 processor;

5                   calculating a cell read period according to the egress rate;

6                   programming a programmable timer with the cell read period, the  
7 programmable timer

8                   enabling a read of an ATM cell from an input buffer to an output buffer  
9 each cell read period.

1                   10.    The method of claim 9 wherein the calculating step includes  
2                           determining a cell egress rate,  
3                           rounding the cell egress rate down to a next lowest integer cell  
4 egress rate, and  
5                           taking the inverse of the next lowest integer cell egress rate to  
6 calculate the cell tick period.

1                   11.    The method of claim 10 wherein the determining step determines  
2 the cell egress rate according to a physical network interface cell rate.

1                   12.    The method of claim 9 wherein the cell read period is a cell tick  
2 period minus an overhead period.

1                   13.    The method of claim 9 further including steps, after the enabling  
2 step, of  
3                           checking a high-priority input buffer and, if a high-priority cell is  
4 present, reading the high-priority cell to an output buffer, and if a high-priority cell is not  
5 present, then  
6                           checking a lower-priority input buffer and, if a lower-priority cell  
7 is present,  
8                           reading the lower-priority cell.

1                   14.    The method of claim 13 further comprising steps, after the reading  
2 the lower-priority cell step, of  
3                           determining if the lower-priority cell is an idle cell, and if the lower  
4 priority cell is an idle cell, then  
5                           discarding the lower-priority cell.

1                   15.    A method of routing asynchronous transfer mode ("ATM") cells  
2 through an ATM integrated access device, the method comprising:  
3                           providing an egress rate of the ATM integrated access device to a  
4 processor;  
5                           determining a cell egress rate;

6                   rounding the cell egress rate down to a next lowest integer cell egress rate;  
7                   taking the inverse of the next lowest integer cell egress rate to calculate  
8 the cell tick period;  
9                   programming a programmable timer with the cell read period; and  
10                  enabling an arbiter to read an ATM cell from an input buffer to an output  
11 buffer each cell read period.